Abstract. When building complex software systems, the designer is faced with the problem of detecting mismatches arising from the activity of assembling components. The adoption of formal methods becomes unavoidable in order to support a precise identification of such mismatches in the early design stages. As far as deadlock freedom is concerned, some techniques appeared in the literature, which apply to formal specifications of software architectures under some constraints. In this paper we develop a novel technique for deadlock freedom verification that can be applied to arbitrary software architectures, thus overcoming the limitations of the previous techniques.
Introduction
The software architecture level of design enables us to cope with the increasing size and complexity of nowadays software systems during the early stages of their development [10, 11] . To achieve this, the focus is turned from algorithms and data structures to the overall architecture of a software system, where the architecture is meant to be a collection of computational components together with a description of their interactions. As software architecture emerges as a discipline within software engineering, it becomes increasingly important to support architectural development with languages and tools. It is widely recognized that suitable architectural description languages (ADLs) should be devised to formalize software architectures instead of using informal box-and-line diagrams, and companion tools should be implemented to support the automatic analysis of architectural properties in order to allow the designer to make principled choices. Among the formal method based ADLs appeared in the literature, we mention those relying on process algebras [2, 8, 3] , Z [1] , and the CHAM [6] .
Complex software systems are typically made out of numerous components whose behavior is individually well known. The main problem faced by a software designer is that of understanding whether the components fit together well. If the architecture of a software system is given a formal description, then adequate techniques can hopefully be used to prove the well formedness of the system or to single out the components responsible for architectural mismatches. There are different kinds of architectural mismatches. A typical mismatch, which we address in this paper, is deadlock: starting from deadlock free components, the designer constructs a system that can deadlock. To adequately support the deadlock freedom verification at the architectural level of design, techniques must be developed that are scalable -because of the high number of components -and provide diagnostic information in case of mismatch -in order to know which part of the architecture must be modified.
In [2] a deadlock freedom verification technique has been developed, which exploits notions of equivalence defined for process algebra and considers single pairs of interactions of components communicating to each other. In [7] a more general technique has been proposed, which operates at the component level by taking into account the correlation among all the interactions of a component. In [3] an even more general technique has been presented, which considers not only the interactions between pairs of components, but also the interactions within sets of components forming a ring. The last technique has been proved to scale to families of software architectures, called architectural types, that admit a controlled variability of the component internal behavior and of the architectural topology [4, 5] .
The current limitation of the technique of [3] is that it addresses only specific topologies: acyclic topologies and ring topologies. More precisely, two deadlock related architectural checks have been defined. The first one, called architectural compatibility check, is concerned with architectural types whose topology is acyclic. For an acyclic architectural type, if we take a component K and we consider all the components C 1 , . . . , C n attached to it, we can observe that they form a star topology whose center is K, as the absence of cycles prevents any two components among C 1 , . . . , C n from communicating via a component different from K. It can easily be recognized that an acyclic architectural type is just a composition of star topologies. By means of a weak bisimulation equivalence [9] based condition to be locally verified on each pair of components in the star topology, the architectural compatibility check ensures the absence of deadlock within a star topology whose center K is deadlock free, and this check scales to the whole acyclic architectural type. The second check, called architectural interoperability check, deals with ring topologies. Also in this case, a weak bisimulation equivalence based condition is employed, which can be verified in a rather efficient way and guarantees the absence of deadlock within a ring of components in case that at least one of them is deadlock free.
In this paper we overcome the limitation of [3] by proposing a general and scalable deadlock freedom verification technique for architectural types with an arbitrary topology. From a conceptual viewpoint, the idea underlying the new technique is that an acyclic topology is a special topology to which every topology can be reduced. Given an arbitrary topology that is not acyclic, we reduce every cyclic portion of the topology satisfying the interoperability check into a single equivalent component, until we obtain an architectural type not satisfying the check or we end up with an acyclic topology. From a practical viewpoint, the technique is implemented without actually having to reduce the topology. All we have to do is to apply a modified interoperability check, which is still based on the weak bisimulation equivalence, to some specific components of the topology. This paper is organized as follows. In Sect. 2 we recall PADL, the process algebra based ADL of [3] that is used to formalize architectural types. In Sect. 3 we present our technique for detecting deadlock related architectural mismatches in arbitrary topologies. Finally, in Sect. 4 we report some concluding remarks.
Software Architecture Description
In this section we provide an overview of PADL, a process algebra based architectural description language for the representation of families of software systems, whose members share common component behaviors as well as common topologies. We start by recalling some notions about process algebra, then we present the syntax and the semantics for PADL. For more details, case studies, and comparisons with related work, the interested reader is referred to [3] [4] [5] .
Process Algebra
The basic elements of any process algebra (see, e.g., [9] ) are its actions, which represent activities carried out by the systems being modeled, and its operators -including a parallel composition operator -which are used to compose process algebraic descriptions.
The set of process terms of the process algebra PA that we consider in this paper is generated by the following syntax:
where a belongs to a set Act of actions including a distinguished action τ for unobservable activities, L, S ⊆ Act − {τ }, ϕ belongs to a set of action relabeling functions preserving observability (i.e., ϕ −1 (τ ) = {τ }), and A belongs to a set of constants each possessing a (possibly recursive) defining equation A = E.
In the syntax above, 0 is the term that cannot execute any action. Term a.E can execute action a and then behaves as term E. Term E/L behaves as term E with each executed action a turned into τ whenever a ∈ L. Term E [ϕ] behaves as term E with each executed action a turned into ϕ(a). Term E 1 + E 2 behaves as either term E 1 or term E 2 depending on whether an action of E 1 or an action of E 2 is executed. Term E 1 S E 2 asynchronously executes actions of E 1 or E 2 not belonging to S and synchronously executes equal actions of E 1 and E 2 belonging to S. The action prefix operator "." and the alternative composition operator "+" are called dynamic operators, whereas the hiding operator "/", the relabeling operator "[]", and the parallel composition operator " " are called static operators. A term is called sequential if it is composed of dynamic operators only.
The semantics for PA is defined in the standard operational style by means of a set of axioms and inference rules, which formalize the meaning of each operator.
The result of the application of the operational semantic rules to a term E is a state transition graph I [[E] ], where states are in correspondence with process terms and transitions are labeled with actions. In order to get finitely branching state transition graphs, as usual we restrict ourselves to closed and guarded terms, i.e. we require that every constant has exactly one defining equation and every constant occurrence is within the scope of an action prefix operator.
Due to their algebraic nature, process description languages like PA naturally lend themselves to the definition of equivalences. The notion of equivalence that we consider in this paper is the weak bisimulation equivalence [9] , denoted ≈ B , which captures the ability of two terms to simulate each other behaviors up to τ actions. This equivalence has several useful properties that we shall exploit in the rest of the paper. First, ≈ B is able to abstract from unobservable details, as witnessed by the following equational laws:
Second, ≈ B is a congruence with respect to the static operators: whenever
Finally, ≈ B preserves deadlock freedom, i.e. it never equates a term whose semantic model has a state from which no other state can be reached by executing an observable action -possibly preceded by τ actions -to a term whose semantic model is deadlock free, i.e. a term that has not such a state.
PADL Syntax
PADL is an architectural description language, equipped with both a textual notation and a graphical notation, that makes explicit the inherent component orientation of process algebra. A PADL description represents an architectural type. As shown in Table 1 , each architectural type is defined as a function of its architectural element types (AETs) and its architectural topology. An AET is defined as a function of its behavior, specified either as a family of sequential PA terms or through an invocation of a previously defined architectural type, and its interactions, specified as a set of PA actions occurring in the behavior that act as interfaces for the AET. The architectural topology is specified through the declaration of a set of architectural element instances (AEIs) representing the system components, a set of architectural (as opposed to local) interactions given by some interactions of the AEIs that act as interfaces for the whole architectural type, and a set of directed architectural attachments among the interactions of the AEIs. Graphically, the AEIs are depicted as boxes, the local interactions are depicted as black circles, the architectural interactions are depicted as white squares, and the attachments are depicted as directed edges between pairs of attachments. Every interaction is declared to be an input interaction or an output interaction and the attachments must respect such a classification: every attachment must involve an output interaction and an input interaction of two different AEIs. In addition, every interaction is declared to be a uni-interaction, an and-interaction, or an or-interaction. As shown in Fig. 1 , the only legal attachments are those between two uni-interactions, an and-interaction and a uniinteraction, and an or-interaction and a uni-interaction. An and-interaction and an or-interaction can be attached to several uni-interactions. In the case of execution of an and-interaction, it synchronizes with all the uni-interactions attached to it. In the case of execution of an or-interaction, instead, it synchronizes with only one of the uni-interactions attached to it. An AEI can have different types of interactions (input/output, uni/and/or, local/architectural). Every local interaction must be involved in at least one attachment, while every architectural interaction must not be involved in any attachment. No isolated groups of AEIs are admitted in the architectural topology.
. . . . . . uni−uni uni−and uni−or We now illustrate PADL by means of an example concerning a pipe-filter system. The system, which is depicted in Fig. 2 in accordance with the graphical notation, is composed of four identical filters and one pipe. Each filter acts as a service center of capacity two that is subject to failures and subsequent repairs. The pipe-filter system of Fig. 2 can be modeled with PADL as follows. First, we define the name of the architectural type:
ARCHI_TYPE Pipe_Filter
Second, we start the AET definition section of the PADL description by specifying the behavior and the interactions of the filter component type: Initially (Filter 0), the filter waits for an item to arrive. When an item is already in the filter buffer (Filter 1), there are two possibilities: either another item arrives at the filter, or a previously arrived item finishes to be processed and is sent out. Finally, when two items are already in the filter buffer (Filter 2), no more items can be accepted until one of the two previously arrived items finishes to be processed. In each of the three cases above, the filter can alternatively fail and be subsequently repaired. The action accept item is declared to be an input uni-interaction, i.e. it can synchronize only with one output interaction of another AEI. The action process item, instead, is declared to be an output uni-interaction, i.e. it can synchronize only with one input interaction of another AEI. Third, we define the behavior and the interactions of the pipe component type:
ARCHI_ELEM_TYPES
The pipe waits for an item, forwards it to one of several different destinations, then repeats this behavior. The fact that there may be several different destinations, and that the item is forwarded only to one of them, is witnessed by the declaration of forward item as an or-interaction. Fourth, we start the architectural topology section of the PADL description by declaring the instances of the previously defined AETs that compose the pipe-filter system of Fig. 2 
PADL Semantics
The semantics of a PADL specification is given by translation into PA. This translation is carried out in two steps. In the first step, the semantics of each AEI is defined to be the behavior of the corresponding AET projected onto its interactions. Such a projected behavior is obtained from the family of sequential PA terms representing the behavior of the AET by applying a hiding operator on all the actions that are not interactions. In this way, we abstract from all the internal details of the behavior of the AEI. In addition, the projected behavior must reflect the fact that an or-interaction can result in several distinct synchronizations. Therefore, every or-interaction is rewritten as a choice between as many indexed instances of uni-interactions as there are attachments involving the or-interaction. It is worth observing that, in the semantics of the filters, the internal activities fail and repair have been abstracted away.
In the second step, the semantics of the architectural type is obtained by composing in parallel the semantics of its AEIs according to the specified attachments (the involved or-interactions need to be indexed). Recalled that the parallel composition operator is left associative, for the pipe-filter system of Fig. 2 In general, when accomplishing the second step, first of all we have to determine the number of fresh actions that we need in order to make the AEIs interact according to the attachments. To achieve that, we have to single out all the maximal sets of synchronizing interactions, as all the members of a maximal set must be relabeled to the same fresh action. In the case of an attachment between two uni-interactions, the maximal set is composed of the two uni-interactions. In the case of an or-interaction, we have as many maximal sets of synchronizing interactions as there are attachments involving the or-interaction; each of such sets comprises the uni-interaction involved in the attachment and the uni-interaction obtained by indexing the or-interaction. In the case of an andinteraction, we have a single maximal set composed of the and-interaction and all the uni-interactions attached to it.
Given an architectural type A, let C 1 , . . . , C n be some of its AEIs and let i, j, k range over {1, . . . , n}. For each AEI C i , let I Ci = LI Ci ∪ AI Ci be the set of its local and architectural interactions, and LI C i ;C 1 ,...,C n ⊆ LI C i be the set of its local interactions attached to local interactions of C 1 , . . . , C n . Once we have identified the maximal sets of synchronizing interactions, we construct a set S(C 1 , . . . , C n ) composed of as many fresh actions as there are maximal sets of synchronizing interactions. Then we relabel all the local interactions in the same set to the same fresh action. This is achieved by defining a set of injective action relabeling functions of the form ϕ C i ;C 1 ,...,C n :
and C j .a 2 belong to the same set. Based on these relabeling functions that prepare the AEIs to interact, we now define two semantics for C i restricted to its local interactions attached to local interactions of C 1 , . . . , C n . The closed semantics will be used for deadlock freedom verification purposes. It abstracts from the architectural interactions of C i as these must not come into play when checking for deadlock freedom. Since the open semantics will be used instead in the definition of the semantics of an architectural type, it does not abstract from the architectural interactions of C i as these must be observable. If C i has no architectural interactions, then the two semantics coincide.
Definition 2. The closed and the open interacting semantics of
Finally, we define the closed and the open interacting semantics of C 1 , . . . , C n by putting in parallel the closed and the open interacting semantics of each of the considered AEIs, respectively. To do that, we need to define the synchronization sets. Let us preliminarily define for each AEI and pair of AEIs in C 1 , . . . , C n the subset of fresh actions to which their local interactions are relabeled:
Recalled that the parallel composition operator is left associative, the synchronization set between the interacting semantics of C 1 and C 2 is given by S(C 1 , C 2 ; C 1 , . . . , C n ), the synchronization set between the interacting semantics of C 2 and C 3 is given by S(C 1 , C 3 ; C 1 , . . . , C n ) ∪ S(C 2 , C 3 ; C 1 , . . . , C n ), and so on.
Definition 3. The closed and the open interacting semantics of
C 1 , . . . , C n are defined by [[C 1 , . . . , C n ]] c = [[C 1 ]] c C1,...,Cn S(C 1 ,C 2 ;C 1 ,...,C n ) [[C 2 ]] c C 1 ,...,C n S(C1,C3;C1,...,Cn)∪S(C2,C3;C1,...,Cn) . . . . . . ∪ n−1 i=1 S(Ci,Cn;C1,...,Cn) [[C n ]] c C1,...,Cn [[C 1 , . . . , C n ]] o = [[C 1 ]] o C1,...,Cn S(C 1 ,C 2 ;C 1 ,...,C n ) [[C 2 ]] o C 1 ,...,C n S(C1,C3;C1,...,Cn)∪S(C2,C3;C1,...,Cn) . . . . . . ∪ n−1 i=1 S(C i ,C n ;C 1 ,...,C n ) [[C n ]] o C1,...,Cn
Definition 4. The semantics of an architectural type A whose AEIs are
o .
Deadlock Freedom Verification
The use of PADL for modeling large software systems represents a step towards bridging the gap between the rigorous view of difficult-to-use formal methods and the practical view of the software architect. However, if we want such an approach to be perceived as sufficiently appealing and profitable in practice, it must be accompanied by scalable and simple-to-use techniques both for the automatic detection of architectural mismatches and for the identification of their origins. Among the several different architectural mismatches that can be encountered in the design process, in this paper we concentrate on deadlock. As mentioned in Sect. 1, two different architectural checks, called compatibility check and interoperability check, have been developed in [3] that deal with deadlock related architectural mismatches for two different topologies: acyclic architectural types and ring architectural types.
In this section, we present a general architectural check, which can be applied to any architectural type independently of its topology and provides a sufficient condition for deadlock freedom. To this purpose, we preliminarily recall from [3] the notion of reduced flow graph as well as the notion of compatibility check and we introduce a slight variant of the interoperability check. Based on these definitions, we then propose a novel technique for verifying deadlock freedom at the architectural level of design for systems with an arbitrary topology.
Reduced Flow Graph
When applying the deadlock related architectural checks to PADL descriptions of architectural types, as seen in [3] we can safely abstract from the direction of the information flow and from the multiplicity of the attachments between pairs of AEIs. As a consequence, an architectural type is classified as having an acyclic topology or a cyclic topology based on a modification of its graphical representation. The result of such a modification, called reduced flow graph, collapses all the directed edges between two boxes into a single, indirect edge.
Compatibility Check for Acyclic Topologies
The main principle underlying the compatibility check of [3] is based on the observation that an acyclic architectural type can be viewed as the composition of several star topologies, each one being formed by an AEI K, called the center of the star topology, and a set of AEIs C 1 , . . . , C n attached to K, called the border of the star topology and denoted by B K . The absence of cycles guarantees that C 1 , . . . , C n cannot directly communicate with each other. Therefore, the absence of deadlock can be investigated by analyzing the interactions between the center K of the star topology and the AEIs constituting the border of the star topology. The important result that can be derived is that verifying deadlock freedom for the whole architectural type reduces to checking the local interactions within each of the constituent star topologies.
The architectural compatibility check for a star topology with center AEI K attached to AEIs C 1 , . . . , C n works as follows. The intuition is that K is compatible with C i if the potential interactions of K with the star topology components are not altered when attaching C i to K. Formally, we verify whether the closed interacting semantics of K with respect to the star topology, namely
, is weakly bisimulation equivalent to the parallel composition of the closed interacting semantics of K and C i . If this holds for any C i of the star topology, then the interactions of K cannot be limited by the behavior of its neighbors. A, let C 1 , . . . , C n be the AEIs attached to an AEI K in A. C i is said to be compatible with K iff
Definition 5. Given an architectural type
In a star topology, the compatibility between the center K and each C i attached to K provides a sufficient condition for deadlock freedom in case K is deadlock free. Therefore, the deadlock freedom result for the whole star topology is obtained by simply applying peer-to-peer checks between its constituents. The main result saying that the absence of deadlock scales to the whole acyclic architectural type in case all the star topologies are deadlock free, is summarized by the following theorem [3] .
Theorem 1. (Compatibility) Let A be an acyclic architectural type. If the semantics of each AEI of A -with the architectural interactions being hiddenis deadlock free and every AEI of A is compatible with each AEI attached to it, then [[A]
] is deadlock free.
Interoperability Check for Ring Topologies
Ensuring deadlock freedom for cyclic architectural types cannot be achieved by employing the peer-to-peer compatibility check described above, as there may be further causes of architectural mismatches due to the cyclic nature of the topology. To this aim, the interoperability condition presented in [3] is used to verify deadlock freedom in the presence of cycles. The intuition behind the interoperability check is almost the same as that of the compatibility check. Informally, given a cycle formed by the AEIs C 1 , . . . , C n , if the potential local interactions of a given C i are not altered when attaching C i to the cycle, then the behavior of the cycle is the same as that expected by C i and we say that C i interoperates with the cycle. If there exists such a C i within the cycle and C i is deadlock free, then the cycle is deadlock free. Hence, with respect to the compatibility notion, here the minimal group of AEIs to be included in each check is given by all the AEIs C 1 , . . . , C n forming the cycle. This is because any AEI within the cycle could be responsible for limiting the local interactions of C i with its neighbors.
In the following, given an architectural type A whose AEIs are K 1 , . . . , K m , by abuse of notation we will use the abbreviation A to stand for
Definition 6. Let A be an architectural type and C 1 , . . . , C n be some of its AEIs. The closed interacting semantics of C 1 , . . . , C n with respect to A is defined by
The following definition formalizes the notion of interoperability as described above. Note that the behavior of a single AEI in the cycle is compared with the behavior of the whole cycle projected on the local interactions of that specific AEI. A, let C 1 , . . . , C n be AEIs forming a cycle in the reduced flow graph of A. C i is said to interoperate with
Definition 7. Given an architectural type
We point out that the interoperability notion of [3] is slightly different from that of Def. 7. The former compares the parallel composition of the closed interacting semantics of C 1 , . . . , C n projected on the interactions with C i only and the closed interacting semantics of C i projected on the interactions with C 1 , . . . , C n . Instead, in Def. 7 all the local interactions of C i are left visible. As we shall see in Sect. 3.4, this is needed if we want the results of the interoperability check to scale in the case of cyclic architectural types that are not rings. Obviously, the two notions of interoperability coincide in case the architectural type is a ring.
Before introducing the interoperability theorem, with respect to [3] we add the notion of frontier, which is useful to define a ring topology and also to prove the main result of this paper in Sect. 3.4. A, let C 1 , . . . , C n be some of its AEIs. The frontier of C 1 , . . . , C n is the unique subset 
Definition 8. Given an architectural type
F C 1 ,...,C n of {C 1 , . . . , C n } such that C i ∈ F C 1 ,...,C n iff C i is attached to AEI K ∈ {C 1 , . . . , C n }.
General Check for Arbitrary Topologies
While the architectural compatibility check scales from star topologies to arbitrary acyclic topologies, the architectural interoperability check does not scale from ring topologies to arbitrary cyclic topologies. This is because of subtle architectural mismatches that can arise from the interactions between intersecting cycles as well as between a cycle and an acyclic portion of the whole architectural topology. In particular, the architectural interoperability check applied to a cycle of AEIs C 1 , . . . , C n does not provide a sufficient condition for deadlock freedom if the cycle is such that some C i interacts with some AEI K that is not in C 1 , . . . , C n . In other words, if the frontier of the cycle is not empty, then the interoperability condition is not enough to decide the deadlock freedom. Assume, e.g., that it is possible to find a C i in the cycle such that its interactions are not affected by the behavior of the other AEIs of the cycle. Even if C i interoperates with the cycle, nothing can be deduced about the influence of other components of the architectural topology upon the cycle in case some AEIs of the cycle interact with some AEIs outside the cycle. This is because, when checking the interoperability condition for C i , we abstract away from the interactions that attach the other components of the cycle to AEIs external to the cycle.
Let us consider, e.g., the system depicted in Fig. 3 and specified with PADL in Table 2 . The system, called Feedback PF, is composed of two hosts, two filters of capacity one, and a pipe with feedback. Each host forms a cycle with its dedicated filter and the pipe. In particular, host H 0 generates two types of items (called type 1 and type 2), which are sent to filter F 0 , which in turn processes and passes the received items to the pipe (similarly for host H 1 ). Pipe P is willing to receive an item of type 1 from filter F 0 if and only if filter F 1 is ready to send an item of the same type too. The reception of these two items from both filters is synchronized (see the uni-and attachments between the two filters and the pipe in Fig. 3 ). Upon the synchronized reception of the two items of type 1, pipe P sends an acknowledgement to each host (see the uni-and attachments between the pipe and the two hosts in Fig. 3 ). We can argue similarly for items of type 2. Hence, pipe P can receive items if both filters (i) are ready to send an item and (ii) agree on the type of item to be processed. As we shall see, such a behavior of the pipe potentially causes a deadlock that cannot be detected through the interoperability check. Consider, e.g., the scenario where filter F 0 processes an item of type 1, while filter F 1 processes an item of type 2. The cycle composed of H 0 , F 0 , and P deadlocks since H 0 waits for an acknowledgement from P, F 0 waits for delivering the item of type 1 to the pipe, which instead waits for an item of the same type from F 1 . On the other hand, filter F 1 is blocked since it is trying to send an item of type 2 to P and, as a consequence, host H 1 is blocked until the reception of an acknowledgement that pipe P cannot send. However, it can be verified that H 0 interoperates with F 0 and P, and H 1 interoperates with F 1 and P. More formally, we have that, e.g.,
Feedback PF is weakly bisimulation equivalent to the closed interacting semantics of AEIs H 0 , F 0 , and P with respect to Feedback PF. As can easily be seen, in both cases we abstract away from the local interactions of P with F 1 , which is not in the cycle. Therefore, we cannot verify the influence of the cycle behavior upon the interaction between P and F 1 and, as a consequence, we cannot reveal the mismatch. Key to a successful detection of the deadlock is an interoperability check applied to P, whose interactions with both cycles cause the troublesome behavior described above.
We now show that, even in an arbitrary architectural topology like the one in Fig. 3 , it is possible to verify the absence of deadlock by analyzing some specific local interactions of its AEIs. In the following theorem, deadlock freedom is guaranteed for an arbitrary architectural type under three assumptions. First, every AEI must be deadlock free. Second, every AEI must be compatible with each AEI attached to it. This ensures deadlock freedom for acyclic topologies. Third, if the architectural type has a cyclic topology, then there exists a cycle covering strategy (Def. 11) such that two constraints are satisfied, which are concerned with a set of intersecting cycles called a cyclic border (Def. 10). The first constraint requires that, if the architectural type is formed by a single cyclic border with empty frontier, then it must contain an AEI that interoperates with the other AEIs in the cyclic border (in analogy with the interoperability check for ring topologies). The second constraint requires that every AEI K in the frontier of any cyclic border must interoperate with all the other AEIs belonging to the cyclic border. This ensures a deadlock free combination of cyclic borders and acyclic portions of the topology. 
